

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. SOX 1450 Alexandria, Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/273,784	03/22/1999	JOHN G. MCBRIDE	10971308-1	7570	
22879 7	7590 06/04/2003				
HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION			EXAMINER		
			PHAN, THAI Q		
**************	NS, CO 80527-2400	INISTRATION			
FORT COLLI	143, CO 60327-2400		ART UNIT	PAPER NUMBER	
			2123	t	
			DATE MAILED: 06/04/2003	15	
				,	

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No. 09/273,784

Applicant(s)

John McBride

Examiner

Thai Phan

Art Unit 2123



	The MAILING DATE of this communication appears	on the cover sh	eet with	the correspondence address		
	or Reply					
THE	ORTENED STATUTORY PERIOD FOR REPLY IS SET MAILING DATE OF THIS COMMUNICATION.					
<ul> <li>Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.</li> </ul>						
- If the p - If NO p - Failure - Any re	period for reply specified above is less than thirty (30) days, a reply within the seriod for reply is specified above, the maximum statutory period will apply at to reply within the set or extended period for reply will, by statute, cause the ply received by the Office later than three months after the mailing date of the patent term adjustment. See 37 CFR 1.704(b).	nd will expire SIX (6) e application to becom	MONTHS fr ne ABANDO	om the mailing date of this communication. NED (35 U.S.C. § 133).		
Status						
1) 💢	Responsive to communication(s) filed on Mar. 24, 2	2003		·		
2a) 🗌	This action is <b>FINAL</b> . 2b) \(\overline{\pi}\) This action is non-final.					
3) 🗆	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11; 453 O.G. 213.					
Disposi	tion of Claims					
4) 🗶	Claim(s) <u>1-20</u>			is/are pending in the application.		
4	a) Of the above, claim(s)			is/are withdrawn from consideration.		
	Claim(s)					
6) 💢	Claim(s) 1, 2, 8, 9, 15, and 16			is/are rejected.		
7) 💢	Claim(s) 3-7, 10-14, and 17-20			is/are objected to.		
8) 🗌	Claims	are	subject	to restriction and/or election requirement.		
Applica	tion Papers					
9) 🗆	The specification is objected to by the Examiner.			•		
10)□	The drawing(s) filed on is/are	a) 🗆 accepte	d or b)[	$\Box$ objected to by the Examiner.		
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
11)	The proposed drawing correction filed on	is:	a) 🗆 a	pproved b) $\square$ disapproved by the Examiner.		
	If approved, corrected drawings are required in reply to this Office action.					
12)	The oath or declaration is objected to by the Exami	ner.				
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) 🗆	☐ All b)☐ Some* c)☐ None of:					
	1. $\square$ Certified copies of the priority documents have	e been receive	d.			
	2. Certified copies of the priority documents have been received in Application No					
	<ol> <li>Copies of the certified copies of the priority do application from the International Burea</li> </ol>	au (PCT Rule 1	7.2(a)).	-		
*S	ee the attached detailed Office action for a list of the	e certified copi	es not re	eceived.		
14) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).						
a) $\square$ The translation of the foreign language provisional application has been received.						
15) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachm		a. □ · · ·		0.440) D N-/-)		
	tice of References Cited (PTO-892)	=	-	0-413) Paper No(s)		
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  5) Notice of Informal Patent Application (PTO-152)  3) Information Disclosure Statement(s) (PTO-1449) Paper No(s). 6) Other:						
oı ∟ım	ormation disclosure Statement(s) (PTO-1449) Paper NO(s).	or other:				

Art Unit: 2123

### **DETAILED ACTION**

This Office Action is in response to applicant's response filed on 03/24/2003. Claims 1-20 are pending in this Office Action.

#### Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action.

A person shall be entitled to a patent unless --

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371© of this title before the invention thereof by the applicant for patent.

2. Claims 1, 2, 8, 9, 15, and 16 are rejected under 35 U.S.C. 102(e) as being anticipated by Srinivasan et al., patent no. 6,499,129 B1.

As per claims 1 and 15, Srinivasan anticipates method and system for estimating design performances, including handling cross-coupling effects, simultaneous switching, etc. with feature limitations identical to the claims (Summary of the Invention, col. 5, lines 18-32).

According to Srinivasan, the method and system for design rule checking includes a computer configured to execute a rule checker program (col. 5, lines 18-32), wherein the design rule being checked for an integrated circuit design having gates, gate connected in datapath or along circuit paths including static gate characteristics, transistor parameters such as transistor widths, lengths, connected in device channel, etc. ("Summary of the Invention", col. 5, lines 18-32, col. 6, lines

Art Unit: 2123

10-41, for instance). The design rule checker program is to check transistor susceptible to noise in the cross-talk influence (col. 5, lines 18-32, for example), including checking noise susceptible or noise immunity in the deep submicron of the transistor circuit design (Summary of the Invention).

As per claim 2, Srinivasan anticipates reading transistor design parameters such as channel length, gate width, length, and the likes for design rule check as claimed. Such transistor circuit design in static gate under rule checking would include for example inverter gate, p-channel and n-channel transistor, CMOS channel parameters, design parameters, etc. as well-known in transistor circuit design, and the rule checking of the gate circuit statically verifies device characteristics susceptible to noise in a specified design operation bound within thresholds values as known in MOS and CMOS of the circuit design (col. 6, lines 10-41, for example)

As per claim 8, Srinivasan anticipates method and system for estimating design performances, including handling cross-coupling effects, simultaneous switching, etc. with feature limitations identical to the claims (Summary of the Invention, col. 5, lines 18-32).

According to Srinivasan, the method and system for design rule checking includes a computer configured to execute a rule checker program (col. 5, lines 18-32), wherein the design rule being checked for an integrated circuit design having gates, gate connected in datapath or along circuit paths including static gate characteristics, transistor parameters such as transistor widths, lengths, connected in device channel, etc. ("Summary of the Invention", col. 5, lines 18-32, col. 6, lines 10-41, for instance). The design rule checker program is to check transistor susceptible to noise

Art Unit: 2123

in the cross-talk influence (col. 5, lines 18-32, for example), including checking noise susceptible or noise immunity in the deep submicron of the transistor circuit design (Summary of the Invention).

As per claim 9, Srinivasan anticipate reading transistor design parameters for design rule check as claimed. Such transistor circuit design in static gate under rule checking would include for example inverter gate, p-channel and n-channel transistor, CMOS channel parameters, design parameters, etc. as well-known in transistor circuit design, and the rule checking of the gate circuit statically verifies device characteristics susceptible to noise in a region of operation bound by threshold values as known in MOS device operation (Background of the Invention, col. 6, lines 10-42).

As per claim 16, Srinivasan anticipate reading transistor design parameters for design rule check as claimed. Such transistor circuit design in static gate under rule checking would include for example inverter gate, p-channel and n-channel transistor, CMOS channel parameters, design parameters, etc. as well-known in transistor circuit design, and the rule checking of the gate circuit statically verifies device characteristics susceptible to noise, namely, within specific design threshold values as known in MOS circuit operation (col. 6, lines 10-42).

### Allowable Subject Matter

3. Claims 3-7, 10-14, and 17-20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2123

Dependent claims 3-7, 10-14, and 17-20 are objected to because the claims require a plurality of checking models for rule checking program and method, each rule checking model is associated with ratio of the width of the P-field transistor to the width of the N-field transistor, the ratio corresponding to the numerical value stored in the memory device. In each checking model, the rule checker program obtaining a (first) ratio of the width of the n and p-type transistor of the first model, the first ratio used to access the first and second threshold values stored in the memory device, the rule checker program determines noise levels on the inputs taking possible high or low values, and compares the determined noise levels to the first and second threshold values to determine the gate meets acceptable noise immunity requirement with respect to each model as claimed herein. The art of record does not expressly disclose such limitations as in the dependent claims.

## Response to Arguments

- 4. Applicant's arguments with respect to claims 1-20 have been considered but are moot in view of the new ground(s) of rejection.
- 5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thai Phan whose telephone number is (703) 305-3812.
- 6. Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703)305-3900.

Art Unit: 2123

# Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 746-7239, (for formal communications intended for entry)

Or:

(703) 746-7240 (for informal or draft communications, please label "PROPOSED" or "DRAFT")

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Sixth Floor (Receptionist).

June 1, 2003

Charphan
Patent Examiner